# Chapter 1 – Background

#### 1.1 Introduction

- System software consists of a variety of programs that support the operation of a computer – Text editor, Compiler, Loader or Linker, Debugger, Assembler, Marco processor, Operating system, etc.
- The major topics of this course assemblers, loaders and linkers, macro processors, compilers, and operating systems. The other topics including database management systems, text editors, and interactive debugging systems are mentioned in Chapter 7.

#### **1.2** System Software and Machine Architecture

- One characteristic in which most system software differs from applications software is *machine dependency*.
- System programs are intended to support the operation and use of the computer itself, rather than any particular application. For this reason, they are usually related to the architecture of the machine on which they are to run.
- Because most system software is machine-dependent, we must include real machines and real piece of software in our study. We will present the fundamental functions of each piece of software based on a Simplified Instructional Computer (SIC) – a hypothetical computer.

### **1.3 The Simplified Instructional Computer (SIC)**

• In this section, we describe the architecture of SIC.

• SIC comes in two versions: the standard model and an Written by WWF 1 XE version (XE stands for "extra equipment" or "extra expensive").

# **1.3.1 SIC Machine Architecture**

#### Memory

- Memory consists of 8-bit bytes; any 3 consecutive bytes form a *word* (24 bits).
- All addresses on SIC are byte addresses; words are addressed by the location of their lowest numbered byte.
- There are a total of 32,768 (2<sup>15</sup>) bytes in SIC memory.

### Register

- There are five registers, all of which have special uses.
- Each register is 24 bits in length.
- See table at the bottom of Page 5.

Mnemonic	Number	Special use
A	0	Accumulator; used for arithmetic operations
х	1	Index register; used for addressing
L .	2	Linkage register; the Jump to Subroutine (JSUB) instruction stores the return address in this register
PC	8	Program counter; contains the address of the next instruction to be fetched for execution
SW	9	Status word; contains a variety of information, including a Condition Code (CC)

## Data Formats

- Integers are stored as 24-bit binary numbers; 2's complement representation is used for negative values.
- No floating-point hardware on the standard version of SIC.

# Instruction Formats

Written by WWF



### Addressing Modes

• Two addressing modes available; see Page 6.

Mode	Indication	Target address calculation
Direct	$\mathbf{x} = 0$	TA = address
Indexed	$\mathbf{x} = 1$	TA = address + (X)

#### Instruction Set

- SIC provides a basic set of instructions that are sufficient for most simple tasks. (See Appendix A!)
- Instructions that load and store registers (LDA, LDX, STA, STX, etc.).
- Instructions for integer arithmetic operations (ADD, SUB, MUL, DIV). All arithmetic operations involve register A and a word in memory.
- An instruction (COMP) that compares the value in register A with a word in memory; this instruction sets a condition code CC to indicate the result (<, =, or >).
- Conditional jump instructions (JLT, JEQ, JGT) can test the setting of CC, and jump accordingly.
- JSUB and RSUB are provided to subroutine linkage.

### Input and Output

- On the standard version of SIC, input and output are performed by transferring 1 byte at a time to or from the rightmost 8 bits of register A.
- Each device is assigned a unique 8-bit code.

 Three I/O instructions: TD (Test Device), RD (Read Data), WD (Write Data).

### **1.3.2 SIC/XE Machine Architecture**

#### Memory

- The memory structure for SIC/XE is the same as SIC.
- Maximum memory on a SIC/XE is 1 Mbyte.

#### Registers

 Additional registers are provided by SIC/XE and shown at the bottom of Page 7.

Mnemonic	Number	Special use
В	3	Base register; used for addressing
S	4	General working register—no special use
Т	5	General working register—no special use
F	6	Floating-point accumulator (48 bits)

### Data Formats

- SIC/XE provides the same data formats as SIC.
- In addition, a 48-bit floating-point data type is also provided. See the top of Page 8.

1	11	36	
8	exponent	fraction	

#### **Instruction Formats**

 In addition to the instruction format of SIC, the new set of instruction formats for SIC/XE is shown in Page 8~9.



System Software – An Introduction to Systems Programming, 3rd ed., Leland L. Beck



- The settings of the flag bits:
  - 1) Bit e: to distinguish between Formats 3 and 4. (e=0  $\rightarrow$ Format 3,  $e=1 \rightarrow$  Format 4)

### Addressing Modes

 Two new relative addressing modes (Base relative, Program- counter relative) are available for use with instructions assembled using Format 3. See Page 9.

Mode	Indication	Target address ca	alculation
Base relative	b = 1, p = 0	TA = (B) + disp	$(0 \le \mathrm{disp} \le 4095)$
Program-counter relative	b = 0, p = 1	TA = (PC) + disp	$(-2048 \le \text{disp} \le 2047)$

- Direct addressing mode: bits b and p are both set to 0 to Formats 3 and 4.
- Indexing addressing mode: if bit x is set to 1, the term (X) is added in the target address calculation (Formats 3 and 4).
- Immediate addressing mode: if bits i=1 and n=0, the target address itself is used as the operand value; no memory reference is performed.

*Indirect addressing mode*: if bits *i*=0 and *n*=1, the word at Written by WWF 5

the location given by the target address is fetched; the *value* contained in this word is taken as the *address* of the operand value.

- Simple addressing mode: if bits *i* and *n* are both 0 or both 1, the target address is taken as the location of the operand.
- Fig 1.1 gives examples of the different addressing modes available on SIC/XC.



	Machine Instruction							(	V	Value
Hex		Binary								loaded into
	ор	n	i	×	ь	P	e	disp/address	Target address	register A
032600	000000	1	1	0	C	ì	0	0110 0000 0000	3600	103000
03C300	000000	1	1	1	1	0	0	0011 0000 0000	6390	000303
022030	000000	1	D	D	0	1	0	0000 0011 0000	3030	103000
010030	000000	0	1	0	0	C	0	0000 0011 0000	30	000030
003600	000000	0	0	0	ο	1	1	0110 0000 0000	3600	103000
03100303	000000	1	l	0	σ	o	1	0000 1100 0011 0000 0011	C303	003030
								(b)		

Figure 1.1 Examples of SIC/XE instructions and addressing modes.

#### Instruction Set

- SIC/XE provides all of the instructions available on SIC.
- In addition, there are instructions to load and store the new registers (LDB, STB, etc) and to perform floating-point arithmetic operations (ADDF, SUBF, MULF, DIVF).
- Register-to-register arithmetic operations: ADDR, SUBR, MULR, DIVR.
- Supervisor call instruction: SVC.

#### Input and Output

• The I/O instructions for SIC are also available on SIC/XE.

#### **1.3.3 SIC Programming Examples**

• Fig 1.2 contains examples of data movement operations for SIC and SIC/XE. See Page 13.

	LDA	FIVE	LCAD CONSTANT 5 INTO REGISTER A
	STA	ALPHA	STORE IN ALPHA
	LDCH	CHARZ	LOAD CHARACTER '2' INTO REGISTER A
	STCH	Cl	STORE IN CHARACTER VARIABLE C1
ALPHA	RESW	1	ONE-WORD VARIABLE
FIVE	WORD	5	ONE-WORD CONSTANT
CHARZ	BYTE	C'Z'	ONE-BYTE CONSTANT
C1	RESB	1	ONE-BYTE VARIABLE
			(a)
	LDA	#5	LOAD VALUE 5 INTO REGISTER A
	STA	ALPHA	STORE IN ALPHA
	LDA	#90	LOAD ASCII CODE FOR 'Z' INTO REG A
	STCH	C1	STORE IN CHARACTER VARIABLE C1
	84		
	•		
ALPHA	RESW	1	ONE-WORD VARIABLE
C1	RESB	1	ONE-BYTE VARIABLE
			(b)
Fig (b)	gure 1.2 SIC/XE.	Sample data	a movement operations for (a) SIC and

#### Fig 1.3: Sample arithmetic operations for (a) SIC and (b) SIC/XE. See Page 15.

	LDA	ALPHA	LOAD ALPHA INTO REGISTER A
	ADD	INCR	ADD THE VALUE OF INCR
	SUB	ONE	SUBTRACT 1
	STA	BETA	STORE IN BETA
	LDA	GAMMA	LOAD GAMMA INTO REGISTER A
	ADD	INCR	ADD THE VALUE OF INCR
	SUB	ONE	SUBTRACT 1
	STA	DELTA	STORE IN DELTA
	•		
	24		
ONE	WORD	1	CNE-WORD CONSTANT
			ONE-WORD VARIABLES
ALPHA	RESW	1	
BETA	RESW	1	
GAXMA	RESW	1	
DELTA	RESW	1	
INCR	RESW	1	
			2 C C C C C C C C C C C C C C C C C C C
			(a)
	LDS	INCR	LOAD VALUE OF THER INTO PREISTER S
	LDA	ALPHA	LOAD ALPHA INTO REGISTER A
	ADDR.	S,A	ADD THE VALUE OF INCR
	SUB	#1	SUBTRACT 1
	STA	BETA	STORE IN BETA
	LDA	GAMMA	LOAD GAMMA INTO REGISTER A
	ADDR	S,A	ADD THE VALUE OF INCR
	SUB	#1	SUBTRACT 1
	STA	DELTA	STORE IN DELTA
	÷.		
	142 I		
÷			ONE WORD VARIABLES
ALPHA	RESW	1	
BETA	RESW	1	
GAMMA	RESW	1	
DELTA	RESW	1	
INCR	RESW	1	
			(b)
-			
Fig	jure 1.3 S	sample arithme	lic operations for (a) SIC and (b) SIC/XE.

# • Fig 1.4: Sample looping and indexing operations for (a) SIC and (b) SIC/XE. See Page 16.

	LDX	ZERO	INITIALIZE INDEX REGISTER TO 0
MOVECH	LDCH	STR1,X	LOAD CHARACTER FROM STR1 INTO REG A
	STCH	STR2,X	STORE CHARACTER INTO STR2
	TIX	ELEVEN	ADD 1 TO INDEX, COMPARE RESULT TO 11
	JLT	MOVECH	LOOP IF INDEX IS LESS THAN 11
	*		
Contra .			
STR1	BYTE	C'TEST ST	RING' 11-BYTE STRING CONSTANT
STR2	RESB	11	11-BYTE VARIABLE
			ONE-WORD CONSTANTS
ZERO	WORD	0	
ELEVEN	WORD	11	
			(a)
	LDT	#11	INITIALIZE REGISTER T TO 11
	LDX	#0	INITIALIZE INDEX REGISTER TO 0
MOVECH	LDCH	STR1,X	LOAD CHARACTER FROM STR1 INTO REG A
	STCH	STR2,X	STORE CHARACTER INTO STR2
	TIXR	т	ADD 1 TO INDEX, COMPARE RESULT TO 11
	JLT	MOVECH	LOOP IF INDEX IS LESS THAN 11
STR1	BYTE	C'TEST ST	RING' 11-BYTE STRING CONSTANT
STR2	RESB	11	11-BYTE VARIABLE
			(b)
Figu (b) S	Ire 1.4 SIC/XE.	Sample loopir	ng and indexing operations for (a) SIC and

#### Fig 1.5: Sample indexing and looping operations for (a) SIC and (b) SIC/XE. See Page 17.

	LDA	ZERO	INITIALIZE INDEX VALUE TO 0
A DET D	LDX	INDEX	LOAD THEY VALUE THEY RECTORED V
ADULF	LDA	AL PHA X	LOAD HORD FROM ALPHA INTO REGISTER A
	ADD	PETA X	ADD WORD FROM RETA
	STA	GAMMA X	STORE THE RESULT IN & WORD IN GAMMA
	LDA	TNDEX	ADD 3 TO INDEX VALUE
	ADD	THREE	Hab o to moth whole
	STA	INDEX	
	COMP	8300	COMPARE NEW INDEX VALUE TO 300
	JLT	ADDLP	LOOP IF INDEX IS LESS THAN 300
	1		
INDEX	RESN	1	ONE-WORD VARIABLE FOR INDEX VALUE
			ARRAY VARIABLES 100 WORDS EACH
ALPHA	RESW	100	
BETA	RESW	100	
GAMMA	RESW	100	
-			ONE-WORD CONSTANTS
ZERO	WORD	0	
K300	WORD	300	
THREE	WORD	3	
			(8)
	LDS	#3	INITIALIZE REGISTER S TO 3
	LDT	#300	INITIALIZE REGISTER T TO 300
	LEX	#C	INITIALIZE INDEX REGISTER TO 0
ADDLP	LDA	ALPHA, X	LOAD WORD FROM ALPHA INTO REGISTER A
	ADD	BETA, X	ADD WORD FROM BETA
	STA	GAMMA, X	STORE THE RESULT IN A WORD IN GAMMA
	ADDR	S,X	ADD 3 TO INDEX VALUE
	COMPR	X,T	COMPARE NEW INDEX VALUE TO 300
	JLT	ADDLP	LOOP IF INDEX VALUE IS LESS THAN 300
	140		
			ARRAY VARIABLES100 WORDS EACH
ALPHA	RESW	100	
BETA	RESW	100	
GAMMA	RESW	100	
			(b)
Fim	ITA 15	Sample indexir	and looning operations for (a) SIC and

# • Fig 1.6: Sample input and output operations for SIC. See Page 19.

INLCOP	TD	INDEV	TEST INPUT DEVICE
	JEQ	INLCOP	LOOP UNTIL DEVICE IS READY
	RD	INDEV	READ ONE BYTE INTO REGISTER A
	STCH	DATA	STORE BYTE THAT WAS READ
	31		
0.0000000000000000000000000000000000000	100	00000000000000	
OUTLP	TD	OUTDEV	TEST OUTPUT DEVICE
	JEQ	OUTLP	LOOP UNTIL DEVICE IS READY
	LDCH	DATA	LOAD DATA BYTE INTO REGISTER A
	WD	OUTDEV	WRITE ONE BYTE TO CUTPUT DEVICE
	(e)		
	10 C		
	*		
INDEV	BYTE	X'F1'	INPUT DEVICE NUMBER
OUTDEV	BYTE	X'05'	OUTPUT DEVICE NUMBER
DATA	RESB	1	ONE-BYTE VARIABLE
Eler			
rigi	ITE 1.0 5	ample input an	a output operations for SIC.

# • Fig 1.7: Sample subroutine call and record input operations for (a) SIC and (b) SIC/XE. See Page 20.

	JSUB	READ	CALL READ SUBROUTINE
	· 10-1		
•			SUBROUTINE TO READ 100-BYTE RECORD
READ	LDX	ZERO	INITIALIZE INDEX REGISTER TO 0
RLOOP	TD	INDEV	TEST INPUT DEVICE
12	JEQ	RLOOP	LOOP IF DEVICE IS BUSY
	RD	INDEV	READ ONE BYTE INTO REGISTER A
	STCH	RECORD, X	STORE DATA BYTE INTO RECORD
	TIX	K100	ADD 1 TO INDEX AND COMPARE TO 100
	JLT	RLOOP	LOOP IF INDEX IS LESS THAN 100
	RSUB		EXIT FROM SUBROUTINE
	•		
	t.		
INDEV	BYTE	X'F1'	INPUT DEVICE NUMBER
RECORD	RESB	100	100-BYTE BUFFER FOR INPUT RECORD
•			ONE-WORD CONSTANTS
ZERO	WORD	0	
K100	WORD	100	
			(a)
	TETTR	PFAD	CALL READ SUBPOUTTINE
	0300	READ	CALL NEAD SUBRUITING
	1.000		122
			SUBBOUTTINE TO READ 100-BYTE PECORD
DEND	LOW	#0	INTETAL IZE INDEX PECTOPER TO 0
KEAD	LOT	#100	INITIALIZE DEGISTER T TO 100
RIOOR	70	TNEVE	THILLIAS REGISTER . TO TOU
RLOUP	TEO	RLOOP	LOOP IN DEVICE IS BUSY
	PD PD	TNEW	PRAD ONE BYTE INTO DECISTER A
	STCH	PECOPD V	STORE DATA BYTE TATO RECORD
	TYP	T T	ADD 1 TO INDEX AND COMPARE TO 100
	TIC	EL COD	LOOD IT INDEY TO LESS THAN 100
	PSTIR	RECOF	EVER FROM SUBPOLITINE
	ROOD		EATI FROM SOBROOTINE
	(plaster)		
	N 00000		
TADEN	BVTF	V/F1/	INDER DEVICE NUMBER
TADEA	DECE	100	100-BYTE BILEFED FOR INDER
ABCORD	RESD	100	100-BILL BOFFAR FOR IMPOI RECORD
		CANALLEY MARK	(b)
		Arritic and and	the second se
Fig	ure 1.7	Sample subrout	tine call and record input operations for

(a) SIC and (b) SIC/XE.

# 1.4 Traditional (CISC) Machines

- The machines described in this section are classified as Complex Instruction Set Computers (CISC).
- CISC machines generally have a relatively large and complicated instruction set, several different instruction formats and lengths, and many different addressing modes.
- The implementation of such architecture in hardware tends to be complex.

#### 1.5 **RISC Machines**

- The RISC (Reduced Instruction Set Computers) concept, developed in the early 1980s, was intended to simplify the design of processors.
- This simplified design can result in faster and less expensive processor development, greater reliability, and faster instruction execution times.
- In general, a RISC system is characterized by a standard, fixed instruction length (usually equal to one machine word), and single-cycle execution of most instructions.